# Dual Low Voltage PowerPath ${ }^{\text {TM }}$ Switch Driver 

February 1999

## feATURES

- Switches and Isolates Sources from 3.3V to 10V
- Power Path Management for Systems with Multiple DC Sources
- All N-Channel Switching to Reduce Power Losses and System Cost
- Built-In Step-Up Regulator for N-Channel Gate Drive
- Capacitor Inrush and Short-Circuit Current Limited
- User-Programmable Timer to Limit Switch

Dissipation

- Small Footprint: 16-Pin Narrow SSOP


## APPLICATIONS

- 3.3V/5V Power Management
- 3- or 4-Cell NiMH
- Portable Instruments
- Portable Medical Equipment
- Portable Industrial Control Equipment


## DESCRIPTIOn

The LTC ${ }^{\circledR}$ 1473L provides a power management solution for 3.3 V and 5 V systems with 3- or 4-cell NiMH batteries for backup. This device drives two sets of back-to-back N-channel MOSFET switches to route power to the input of a low voltage system. An internal boost regulator provides the voltage to fully enhance the logic-level N-channel MOSFET switches while an internal undervoltage lock-out circuit keeps the system alive down to one Shottky diode drop above 2.5 V .
The LTC1473L uses a current sense loop to limit current rushing in and out of the batteries and the system supply capacitor during switch-over transitions or during a fault condition. A user-programmable timer monitors the time the MOSFET switches are in current limit and latches them off when the programmed time is exceeded.
A unique " 2 -diode" logic mode ensures system start-up regardless of which input receives power first.
$\overline{\mathbf{1 7}}$, LTC and LT are registered trademarks of Linear Technology Corporation.
PowerPath is a trademark of Linear Technology Corporation.

## TYPICAL APPLICATION

### 3.3V to 4-Cell NiMH Backup Switch

ABSOLUTE MAXIMUM RATINGS
(Note 1)
DCIN, BAT1, BAT2 Supply Voltage

$\qquad$
-0.3 to 10 V

SENSE ${ }^{+}$, SENSE ${ }^{-}$, $\mathrm{V}^{+}$ $\qquad$ -0.3 to 10 V
GA1, GB1, GA2, GB2 $\qquad$
SAB1, SAB2 -0.3 to 20 V

SW, VGG -0.3 to 10 V 0.3 to 20 V

IN1, IN2, DIODE..........................................-0.3V to 7 V
Junction Temperature (Note 2)............................. $125^{\circ} \mathrm{C}$
Operating Temperature Range ..................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$PACKAGE/ORDER INFORMATION

PACKAGE/ORDER INFORMATION


Consult factory for Military and Industrial grade parts.

## ELECTRICAL CHARACTERISTICS

Test circuit, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}^{+}$ | Supply Operating Range |  |  | 2.7 |  | 9 | V |
| Is | Supply Current | $\mathrm{V}_{\text {IN1 }}=\mathrm{V}_{\overline{\text { DIODE }}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}{ }^{+}=\mathrm{V}_{\text {SENSE }}{ }^{-}=5 \mathrm{~V}$ | $\bullet$ |  | 100 | 200 | $\mu \mathrm{A}$ |
| $V_{G G}$ | $V_{G G}$ Gate Supply Voltage | $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}^{+}, 2.7 \mathrm{~V} \leq \mathrm{V}^{+} \leq 10 \mathrm{~V}$ (Note 3) | $\bullet$ | 7.5 | 8.5 | 9.5 | V |
| $\mathrm{V}^{+}$UVLO | V + Undervoltage Lockout Threshold | $\mathrm{V}+$ Ramping Down | $\bullet$ | 2.3 | 2.5 | 2.7 | V |
| $\mathrm{V}^{+}$UVLOHYS | V + Undervoltage Lockout Hysteresis |  |  |  | 70 |  | mV |
| $\mathrm{V}_{\text {HIDIGIN }}$ | Digital Input Logic High |  | $\bullet$ | 2 | 0.9 |  | V |
| V LODIGIN | Digital Input Logic Low |  | $\bullet$ |  | 0.6 | 0.4 | V |
| $\underline{\text { IN }}$ | Input Current | $\mathrm{V}_{\text {IN1 }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {DIODE }}=5 \mathrm{~V}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{GS}(\mathrm{ON})}$ | Gate-to-Source ON Voltage | $\mathrm{I}_{\mathrm{GA} 1}=\mathrm{I}_{\mathrm{GA} 2}=\mathrm{I}_{\mathrm{GB} 1}=\mathrm{I}_{\mathrm{GB} 2}=-1 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{SAB} 1}=\mathrm{V}_{\mathrm{SAB} 2}=5 \mathrm{~V}$ | $\bullet$ | 4.5 | 5.6 | 7.0 | V |
| $\mathrm{V}_{\text {GS(OFF) }}$ | Gate-to-Source OFF Voltage | $\mathrm{I}_{\mathrm{GA} 1}=\mathrm{I}_{\mathrm{GA} 2}=\mathrm{I}_{\mathrm{GB} 1}=\mathrm{I}_{\mathrm{GB} 2}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {SAB1 }}=\mathrm{V}_{\text {SAB2 }}=5 \mathrm{~V}$ | $\bullet$ |  | 0 | 0.4 | V |
| $\mathrm{I}_{\text {BSENSE }}{ }^{+}$ | SENSE ${ }^{+}$Input Bias Current | $\begin{aligned} & \mathrm{V}_{\text {ENSE }^{+}}=\mathrm{V}_{\text {SENSE }^{-}}=10 \mathrm{~V} \text { (Note 3) } \\ & \mathrm{V}_{\text {SENSE }^{+}}=\mathrm{V}_{\text {SENSE }^{-}}=0 \mathrm{~V} \text { (Note 4) } \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{gathered} 2 \\ -300 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.5 \\ -175 \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ -75 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BSENSE }}{ }^{-}$ | SENSE ${ }^{-}$Input Bias Current | $\begin{aligned} & V_{\text {SENSE }^{+}}=V_{\text {SENSE }^{-}}=10 \mathrm{~V} \text { (Note 3) } \\ & \mathrm{V}_{\text {SENSE }^{+}}=\mathrm{V}_{\text {SENSE }^{-}}=0 \mathrm{~V}(\text { Note 4) } \end{aligned}$ | $\bullet$ | $\begin{gathered} 2 \\ -300 \end{gathered}$ | $\begin{gathered} \hline 4.5 \\ -175 \end{gathered}$ | $\begin{gathered} 10 \\ -75 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $V_{\text {SENSE }}$ | Inrush Current Limit Sense Voltage | $\begin{aligned} & \mathrm{V}_{\text {SENSE }^{-}}=10 \mathrm{~V}\left(\mathrm{~V}_{\text {SENSE }^{+}}-\mathrm{V}_{\text {SENSE }^{-}}\right)(\text {Note } 3) \\ & \mathrm{V}_{\text {SENSE }^{-}}=0 \mathrm{~V}\left(\mathrm{~V}_{\text {SENSE }^{+}}-\mathrm{V}_{\text {SENSE }^{-}}\right) \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.20 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.25 \\ & 0.30 \\ & \hline \end{aligned}$ | V V |
| $\mathrm{I}_{\text {PDSAB }}$ | SAB1, SAB2 Pull-Down Current | $\begin{aligned} & V_{\text {IN1 }}=V_{\text {IN2 }}=V_{\overline{\text { DIODE }}}=0.4 \mathrm{~V}, \mathrm{~V}^{+}=10 \mathrm{~V} \text { (Note 3) } \\ & V_{\text {IN1 } 1}=V_{\text {IN2 }}=0.4 \mathrm{~V}, V_{\overline{\text { DIODE }}}=2 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 5 \\ 30 \end{gathered}$ | $\begin{gathered} 20 \\ 140 \end{gathered}$ | $\begin{gathered} 35 \\ 300 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Itimer | Timer Source Current | $\begin{aligned} & V_{\text {IN1 }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {IN2 } 2}=V_{\text {DIODE }}=2 \mathrm{~V}, \mathrm{~V}_{\text {TIMER }}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SENSE }^{+}-\mathrm{V}_{\text {SENSE }^{-}}=300 \mathrm{mV}} \end{aligned}$ | $\bullet$ | 3 | 6 | 9 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TIIMER }}$ | Timer Latch Threshold Voltage | $\mathrm{V}_{\text {IN1 }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {IN } 2}=\mathrm{V}_{\text {DIODE }}=2 \mathrm{~V}$ | $\bullet$ | 1.05 | 1.16 | 1.25 | V |
| $\mathrm{t}_{\mathrm{ON}}$ | Gate Drive Rise Time | $\mathrm{C}_{\mathrm{GS}}=1000 \mathrm{pF}, \mathrm{V}_{\text {SAB1 }}=\mathrm{V}_{\text {SAB2 }}=0 \mathrm{~V}$ (Note 5) |  |  | 33 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {OFF }}$ | Gate Drive Fall Time | $\mathrm{C}_{\mathrm{GS}}=1000 \mathrm{pF}, \mathrm{V}_{\text {SAB1 }}=\mathrm{V}_{\text {SAB2 }}=5 \mathrm{~V}$ (Note 5) |  |  | 2 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{D} 1}$ | Gate Drive Turn-On Delay | $\mathrm{C}_{\mathrm{GS}}=1000 \mathrm{pF}, \mathrm{V}_{\text {SAB1 }}=\mathrm{V}_{\text {SAB2 }}=0 \mathrm{~V}$ (Note 5) |  |  | 22 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{D} 2}$ | Gate Drive Turn-Off Delay | $\mathrm{C}_{\mathrm{GS}}=1000 \mathrm{pF}, \mathrm{V}_{\text {SAB1 }}=\mathrm{V}_{\text {SAB2 }}=5 \mathrm{~V}$ (Note 5) |  |  | 1 |  | $\mu \mathrm{S}$ |
| fovg | $V_{\text {GG }}$ Regulator Operating Frequency |  |  |  | 30 |  | kHz |

## ELECTRICAL CHARACTERISTICS

The denotes the specifications which apply over the full operating temperature range.
Note 1. Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formula:

$$
\mathrm{T}_{J}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}}\right)\left(150^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 3: Some tests are performed under more stringent conditions to ensure reliable operation over the entire supply voltage range.

Note 4: $I_{S}$ increases by the same amount as $I_{\text {BSENSE }}{ }^{+}+I_{\text {BSENSE }}{ }^{-}$when their common mode falls below 5 V .
Note 5: Gate turn-on and turn-off times are measured with no inrush current limiting, i.e., $\mathrm{V}_{\text {SENSE }}=0 \mathrm{~V}$. Gate rise times are measured from 1 V to 4.5 V and fall times are measured from 4.5 V to 1 V . Delay times are measured from the input transition to when the gate voltage has risen or fallen to 3 V . Results are not tested, but guaranteed by design.

## TYPICAL PGRFORMANCE CHARACTERISTICS


$V_{\text {GS }}$ Gate-to-Source ON Voltage
vs Temperature


1473 G04

DC Supply Current vs Temperature


Undervoltage Lockout Threshold ( $\mathbf{V}^{+}$) vs Temperature


DC Supply Current vs $\mathrm{V}_{\text {SENSE }}$

$\mathrm{V}_{\mathrm{GG}}$ Gate Supply Voltage vs Temperature


## TYPICAL PERFORMAOCE CHARACTERISTICS



1473 G07

Turn-On Delay and Gate Rise Time vs Temperature


Rise and Fall Time vs Gate Capacitive Loading


Timer Latch Threshold Voltage vs Temperature


1473 G11
Timer Source Current vs Temperature



## PIn functions

IN1 (Pin 1): Logic Input of Gate Drivers GA1 and GB1. This input is disabled when IN2 is high or DIODE is low. During 2-diode mode, asserting IN1 disables fault timer function.
IN2 (Pin 2): Logic Input of Gate Drivers GA2 and GB2. This input is disabled when IN1 is high or DIODE is low. During 2-diode mode, asserting IN2 disables fault timer function.
DIODE (Pin 3): "2-Diode Mode" Logic Input. This input overrides IN1 and IN2 forcing the two back-to-back N -channel MOSFET switches to mimic two diodes.
TIMER (Pin 4): Fault Timer. A capacitor connected from this pin to GND programs the time the MOSFET switches are allowed in current limit. To disable this function, Pin 4 can be grounded.
$\mathbf{V}^{+}$(Pin 5): Power Supply. Bypass this pin with at least a $1 \mu \mathrm{~F}$ capacitor.
$V_{G G}$ (Pin 6): Gate Driver Supply. This high voltage supply is intended only for driving the internal micropower gate drive circuitry. Do not load this pin with any external circuitry. Bypass this pin with at least $1 \mu \mathrm{~F}$.
SW (Pin7): Open Drain of N-Channel MOSFET Switch. This pindrives the bottom of the $\mathrm{V}_{\mathrm{GG}}$ switching regulator inductor which is connected between this pin and the $\mathrm{V}^{+}$pin.
GND (Pin 8): Ground.

GB2, GA2 (Pins 9, 11): Switch Gate Drivers. GA2 and GB2 drive the gates of the second back-to-back N-channel switches.
SAB2 (Pin 10): Source Return. The SAB2 pin is connected to the sources of SW A2 and SW B2. A small pull-down current source returns this node to 0 V when the switches are turned off.
SENSE-(Pin 12): Inrush Current Input. This pin should be connected directly to the bottom (output side) of the low valued resistor in series with the two input power selector switch pairs, SW A1/B1 and SW A2/B2 for detecting and controlling the inrush current into and out of the power supply sources and the output capacitor.
SENSE ${ }^{+}$(Pin 13): Inrush Current Input. This pin should be connected directly to the top (switch side) of the low valued resistor in series with the two input power selector switch pairs, SW A1/B1 and SW A2/B2, for detecting and controlling the inrush current into and out of the power supply sources and the output capacitor. Current limit is invoked when ( $\mathrm{V}_{\text {SENSE }^{+}}-\mathrm{V}_{\text {SENSE }^{-}}$) exceeds $\pm 0.2 \mathrm{~V}$.
GB1, GA1 (Pins 14, 16): Switch Gate Drivers. GA1 and GB1 drive the gates of the first back-to-back $N$-channel switches.
SAB1 (Pin 15): Source Return. The SAB1 pin is connected to the sources of SW A1 and SW B1. A small pull-down current source returns this node to 0 V when the switches are turned off.

## Pin Function Table




## OPERATION

The LTC1473L is responsible for low-loss switching and isolation for a dual supply system, where during a power backup situation, a battery pack can be connected and disconnected smoothly depending on the condition of the DC supply. Smooth switching between input power sources is accomplished with the help of low-loss N -channel switches driven by special gate drive circuitry which limits the inrush current in and out of the battery packs and the system power supply capacitors.

## All N-Channel Switching

The LTC1473L drives external back-to-back N-channel MOSFET switches to direct power from two sources: between the primary battery and the secondary battery or between a battery and a DC power supply. (N-channel MOSFET switches are more cost effective and provide lower voltage drops than their P-channel counterparts.)

## Gate Drive ( $\mathrm{V}_{\mathrm{GG}}$ ) Power Supply

The gate drive for the low-loss N-channel switches is supplied by a micropower boost regulator which is regulated at approximately 8.5 V above $\mathrm{V}^{+}$, up to 20 V maximum. In two battery systems, the LTC1473L $V^{+}$pin is diode ORed through three external diodes connected to the three main power sources, DCIN, BAT1 and BAT2. Thus, $\mathrm{V}_{\mathrm{GG}}$ is regulated at 8.5 V above the highest power source and will provide the overdrive required to fully enhance the MOSFET switches.

For maximum efficiency the top of the boost regulator inductor is connected to $\mathrm{V}^{+}$as shown in Figure 1. C1 provides filtering at the top of the 1 mH switched inductor, L1, which is housed in a small surface mount package. An internal diode directs the current from the 1 mH inductor to the $V_{G G}$ output capacitor C 2 .

## Inrush and Short-Circuit Current Limiting

The LTC1473L uses an adaptive inrush current limiting scheme to reduce current flowing in and out of the two main power sources and the DC/DC converter input capacitor during switch-overtransitions. The voltage across a single small valued resistor, $\mathrm{R}_{\text {SENSE }}$, is measured to ascertain the instantaneous current flowing through the
two switch pairs, SW A1/B1 and SW A2/B2 during the transitions.

Figure 2 shows a block diagram of a switch driver pair, SW A1/B1. A bidirectional current sensing and limiting circuit determines when the voltage drop across RSENSE reaches $\pm 200 \mathrm{mV}$. The gate-to-source voltage, $\mathrm{V}_{\mathrm{GS}}$, of the appropriate switch is limited during the transition period until the inrush current subsides.

This scheme allows capacitors and MOSFET switches of differing sizes and current ratings to be used in the same system without circuit modifications.


Figure 1. $\mathrm{V}_{\mathrm{GG}}$ Switching Regulator


Figure 2. SW A1/B1 Inrush Current Limiting

## APPLLCATIONS InFORMATION

After the transition period, the $\mathrm{V}_{\mathrm{GS}}$ of both MOSFETs in the selected switch pair rises to approximately 5.6 V . The gate drive is set at 5.6 V to provide ample overdrive for standard logic-level MOSFET switches without exceeding their maximum $V_{G S}$ rating.
In the event of a faultcondition, the current limit loop limits the inrush of current into the short. At the instant the MOSFET switch is in current limit, i.e., when the voltage drop across $R_{\text {SENSE }}$ is $\pm 200 \mathrm{mV}$, a faulttimer starts timing. It will continue to time as long as the MOSFET switch is in current limit. Eventually the preset time will lapse and the MOSFET switch will latch off. The latch is reset by deselecting the gate drive input. Fault time-out is programmed by an external capacitor connected between the TIMER pin and ground.

## POWER PATH SWITCHING CONCEPTS

## Power Source Selection

The LTC1473L drives low-loss switches to direct power from either the battery pack or the DC supply during power backup situations.
Figure 3 is a conceptual block diagram that illustrates the main features of an LTC1473L dual supply power management system starting with a 4 NiMH battery pack and a $5 \mathrm{~V} /$ 3.3V DC supply and ending with an uninterrupted output load. Switches SW A1/B1, SW A2/B2 direct power from either the battery or the DC supply to the output load. Each
of the switches is controlled by a logic compatible input that can interface directly with a digital pin.

## Using Tantalum Capacitors

The inrush (and "outrush") current of the load capacitor is limited by the LTC1473L, i.e., the current flowing both in and out of the capacitor during transitions from one input power source to another is limited. In many applications, this inrush current limiting makes it feasible to use lower cost/size tantalum surface mount capacitors in place of more expensive/larger aluminum electrolytics.
Note: The capacitor manufacturer should be consulted for specific inrush current specifications and limitations and some experimentation may be required to ensure compliance with these limitations under all possible operating conditions.

## Back-to-Back Switch Topology

The simple SPST switches shown in Figure 3 actually consist of two back-to-back N-channel switches. These low-loss N-channel switch pairs are housed in 8-pin SO or SSOP packaging and are available from a number of manufacturers. The back-to-back topology eliminates the problems associated with the inherent body diodes in power MOSFET switches and allows each switch pair to block current flow in either direction when the two switches are turned off.


Figure 3. LTC1473L PowerPath Conceptual Diagram

## APPLLCATIONS INFORMATION

The back-to-back topology also allows for independent control of each half of the switch pair which facilitates bidirectional inrush current limiting and the so-called "2-diode mode" described in the following section.

## The 2-Diode Mode

Under normal operating conditions, both halves of each switch pair are turned on and off simultaneously. For example, when the input power source is switched from DCIN to BAT1 in Figure 4, both gates of switch pair SW A1/B1 are normally turned off and both gates of switch pair SW A2/B2 are turned on. The back-to-back body diodes in switch pair, SW A1/B1, block current flow in or out of the BAT1 input connector.

In the "2-diode mode," only the first half of each power path switch pair, i.e., SW A1 and SW A2, are turned on; and the second half, i.e., SW B1 and SW B2 are turned off. These two switch pairs now act simply as two diodes connected to the two main input power sources as illustrated in Figure 4. The power path diode with the highest input voltage passes current through to the output load to ensure that the output is powered even under start-up or abnormal operating conditions. (An undervoltage lockout circuit defeats this mode when the $\mathrm{V}^{+}$pin drops below 2.5 V . The supply to $\mathrm{V}^{+}$comes from the main power
sources, DCIN and BAT1 through two common cathode Schottky diodes as shown in Figure 1.)
The 2-diode mode is asserted by applying an active low to the DIODE input.

## COMPONENT SELECTION

## N-Channel Switches

The LTC1473L adaptive inrush limiting circuitry permits the use of a wide range of logic-level N-Channel MOSFET switches. A number of dual low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{N}$-channel switches in 8-lead surface mount packages are available that are well suited for LTC1473L applications.
The maximum allowable drain-source voltage, $\mathrm{V}_{\mathrm{DS}(\mathrm{MAX})}$, of the two switch pairs, SW A1/B1 and SW A2/B2 must be high enough to withstand the maximum DC supply voltage. Since the DC supply is in the 3.3 V to 10 V range, 12 V MOSFET switches will suffice.

As a general rule, select the switch with the lowest $R_{D S(O N)}$ at the maximum allowable $V_{D S}$. This will minimize the heat dissipated in the switches while increasing the overall system efficiency. Higher switch resistances can be tolerated in some systems with lower current requirements, but care should be taken to ensure that the


Figure 4. LTC1473L PowerPath Switches in 2-Diode Mode

## APPLLCATIONS INFORMATION

power dissipated in the switches is never allowed to rise above the manufacturers' recommended level.

## Inrush Current Sense Resistor, RSENSE

A small valued sense resistor (current shunt) is used by the two switch pair drivers to measure and limit the inrush or short-circuit current flowing through the conducting switch pair.
The inrush current limit should be set at approximately $2 \times$ or $3 \times$ the maximum required output current. For example, if the maximum current required by the DC/DC converter is 2 A , an inrush current limit of 6A is set by selecting a $0.033 \Omega$ sense resistor, $\mathrm{R}_{\text {SENSE }}$, using the following formula:

$$
\mathrm{R}_{\text {SENSE }}=(200 \mathrm{mV}) / I_{\text {INRUSH }}
$$

Note that the voltage drop across the resistor in this example is only 66 mV under normal operating conditions. Therefore, the power dissipated in the resistor is extremely small ( 132 mW ), and a small 1/4W surface mount resistor can be used in this application (the resistor will tolerate the higher power dissipation during current limit for the duration of the fault time-out). A number of small valued surface mount resistors are available that have been specifically designed for high efficiency current sensing applications.

## Programmable Fault Timer Capacitor, $\mathrm{C}_{\text {TIMER }}$

A fault timer capacitor, $\mathrm{C}_{\text {TIMER, }}$, is used to program the time duration the MOSFET switches are allowed in current limit continuously. This feature can be disabled byeither grounding the TIMER pin or asserting DIODE low and asserting either IN1 or IN2 high.

In the event of a fault condition, the MOSFET switch is driven into current limit by the inrush current limit loop. The MOSFET switch operating in current limit is in a high dissipation mode and can fail catastrophically if not promptly terminated.

The fault time delay is programmed with an external capacitor connected between the TIMER pin and GND. At
the instant the MOSFET switch enters current limit, a $5 \mu \mathrm{~A}$ current source starts charging $\mathrm{C}_{\text {TIMER }}$ through the TIMER pin. When the voltage across $\mathrm{C}_{\text {TIMER }}$ reaches 1.2 V an internal latch is set and the MOSFET switch is turned off. To reset the latch, the logic input of the MOSFET gate driver is deselected.

The fault time delay should be programmed as large as possible, at least $3 \times$ to $5 \times$ the maximum switching transition period, to avoid prematurely tripping the protection circuit. Conversely, for the protection circuit to be effective, the fault time delay must be within the safe operating area of the MOSFET switches as stated in the manufacturer's data sheet.

The maximum switching transition period happens during a cold start, when a fully charged battery is connected to an unpowered system. The inrush current charging up the system supply capacitor to the battery voltage determines the switching transition period.

The following example illustrates the calculation of $\mathrm{C}_{\text {TIMER }}$. Assume the maximum battery voltage is 10 V , the system supply capacitor is $100 \mu \mathrm{~F}$, the inrush current limit is 6 A and the maximum current required by the DC/DC converter is 2 A . Then, the maximum switching transition period is calculated using the following formula:

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{SW}(\mathrm{MAX})}=\frac{\left(\mathrm{V}_{\mathrm{BAT}(\mathrm{MAX})}\right)\left(\mathrm{C}_{\operatorname{IN}(\mathrm{DC} / D C)}\right)}{\mathrm{I}_{\text {INRUSH }}-\mathrm{I}_{\mathrm{LOAD}}} \\
& \mathrm{t}_{\mathrm{SW}(\mathrm{MAX})}=\frac{(10)(100 \mu \mathrm{~F})}{6 \mathrm{~A}-2 \mathrm{~A}}=250 \mu \mathrm{~S}
\end{aligned}
$$

Multiplying 3 by $250 \mu \mathrm{~s}$ gives 0.75 ms , the minimum fault delay time. Make sure this delay time does not fall outside of the safe operating area of the MOSFET switch dissipating 30W ( $6 \mathrm{~A} \cdot 10 \mathrm{~V} / 2$ ). Using this delay time the $\mathrm{C}_{\text {TIMER }}$ can be calculated using the following formula:

$$
\mathrm{C}_{\text {TIMER }}=0.75 \mathrm{~ms}\left(\frac{5 \mu \mathrm{~A}}{1.20 \mathrm{~V}}\right)=3100 \mathrm{pF}
$$

Therefore, $\mathrm{C}_{\text {TIMER }}$ should be 3100 pF .

## APPLICATIONS INFORMATION

## $V_{G G}$ Regulator Inductor and Capacitors

The $\mathrm{V}_{\mathrm{GG}}$ regulator provides a power supply voltage significantly higher than any of the three main power source voltages to allow the control of N-channel MOSFET switches. This micropower, step-up voltage regulator is powered by the highest potential available from the two main power sources for maximum regulator efficiency.

Three external components are required by the $\mathrm{V}_{\mathrm{GG}}$ regulator: L1, C1 and C2, as shown in Figure 5.
L1 is a small, low current, 1 mH surface mount inductor. C1 provides filtering at the top of the 1 mH switched inductor and should be at least $1 \mu \mathrm{~F}$ to filter switching transients. The $V_{G G}$ output capacitor, C2, provides storage and filtering for the $\mathrm{V}_{\mathrm{GG}}$ output and should be at least $1 \mu \mathrm{~F}$ and rated for 30V operation. C1 and C2 can be ceramic capacitors.


Figure 5. $\mathrm{V}_{\mathrm{GG}}$ Step-Up Switching Regulator

## TYPICAL APPLICATIONS

## LTC1473L with Battery Charger



## TYPICAL APPLICATIONS

Complete Front End Including Battery Charger and DC/DC Converter with Automatic Switchover Between Battery and DCIN


13

## LTC 1473L

## TYPICAL APPLICATION

Automatic PowerPath Switching for 3.3V Applications


Dimensions in inches (millimeters) unless otherwise noted.

GN Package
16-Lead Plastic SSOP (Narrow 0.150)
(LTC DWG \# 05-08-1641)


Protected Automatic Switchover Between Two Supplies


## related parts

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1155 | Dual High Side Micropower MOSFET Driver | Internal Charge Pump Requires No External Components |
| LTC1161 | Quad Protected High Side MOSFET Driver | Rugged, Designed for Harsh Environment |
| LTC1435 | Single High Efficiency Low Noise Switching Regulator | Constant Frequency, Synchronous Step-Down |
| LTC1473 | Dual PowerPath Switch Driver | V+ Range from 4.75V to 30V |
| LTC1479 | PowerPath Controller for Dual Battery Systems | Designed to Interface with a Power Management $\mu \mathrm{P}$ |
| LT1510 | Constant-Voltage/Constant-Current Battery Charger | Up to 1.5A Charge Current for Lithium-Ion, NiCd and NiMH Batteries |
| LT1511 | 3A Constant-Voltage/Constant-Current Battery Charger | High Efficiency, Minimal External Components to Fast Charge <br> Lithium, NiMH and NiCd Batteries |
| LTC1538-AUX | Dual Synchronous Controller with Aux Regulator | 5V Standby in Shutdown |

